Abstract. We describe the results of a study of discrete, low-frequency fluctuations in the current through very thin insulator (-20 A), small-area (1-2500pm2) metal-oxide-semiconductor tunnel diodes. Our findings suggest that the discrete nature of the fluctuations arises from the activated transitions of oxide defects, either localised or extended, between a number of accessible metastable configurations, each of which has associated with it a different net trapped charge. Inelastic interactions between the fluctuating defects and the diode tunnel current can result in random energy input to the defects, which can effectively heat them above the bulk oxide temperature. At sufficiently high device biases, these interactions, coupled with interactions between the defects themselves, are strong enough that they can result in the creation of additional oxide defects, and t h u s lead to the gradual wear-out or deterioration of the oxide. A study of the complex fluctuations which arise during thin oxide wear-out and their effects on diode characteristics reveals that after an initial period of Si-SiO, interface defect creation, the oxide wear-out proceeds by the diffusion of defects into the oxide. These moving defects appear to be closely associated with hole traps in the oxide. A number of the characteristics of very thin oxide wear-out can also be seen or inferred in measurements on thicker oxides, suggesting that the studies of very thin oxide diodes are providing a particularly detailed picture of the early stages of trap state formation, wear-out and breakdown in tunnel oxides in general.
Introduction
The nature of defects and dielectric wear-out and breakdown in SiO, has been a subject of continual interest since the beginning of the solid state electronics, metal-oxide-semiconductor (MOS) era. In recent years a variety of new and powerful experimental tools have brought to bear on this subject with considerable success, as discussed in a number of the other papers in this volume. But a basic problem with the study of defect states in amorphous systems is that ensembles of such defects exhibit broad energy distributions, making unique spectroscopic determination of their character difficult. In thin SiO, gate dielectrics, the amorphous nature of the oxide is further complicated by strong differences in the environment seen by defects located at the silicon-oxide interface, in the bulk SiO, or in the transition region between the two.
An approach to the study of defect states that has recieved particular attention recently is the detailed investigation of individual, low-frequency, electrical fluctuations which can be seen directly in the transport or tunnelling measurements of very small MOS devices. Such experiments can avoid the obscuring effects of ensemble 0268-1 242/89/121084+22 $02.50 @ 1989 IOP Publishing Ltd averaging. The fluctuations are generally attributed to discrete changes in the charge or configuration of individual trap states or oxide defects. By examining the lowfrequency dynamics of such fluctuations, essentially one by one, we have the opportunity to gain new insights into the detailed character of the underlying defects, and to address in a rather novel manner the questions of how additional defects are created and how the wear-out of thin dielectrics proceeds under the application of strong electrical stress.
In this paper we discuss and interpret the results of a series of measurements that have been made on individual, discrete conductance fluctuations in very thin, smallarea MOS tunnel diodes. These measurements, which have been made over a wide range of bias parameters, reveal that the discrete fluctuations, which are the source of low-frequency Ilfnoise in larger-area devices, have quite a complex and variable behaviour. In general, the fluctuations are not independent, but can be strongly affected by the states of other fluctuations and by the bias history of the devices in which they are found. We find that the most successful interpretation of the experimental results is that the fluctuations are the result of oxide defects undergoing random changes between metastable configurations. Associated with these defects are one or more oxide trap states, and it is the change in occupancy of these trap states, caused by the defect configuration fluctuations, that modifies the conductance of the diode. The evidence suggests a complex defect model in which a defect results from strong interactions between a group of trap states, with the interactions establishing the necessary condition for overall defect metastability.
At high electrical bias, E 2 9 MV cm", the thin tunnel diodes have been found to undergo intermittent, complex defect fluctuations whose effect is to create additional Si-SiO, interface states as determined from the tunnel diode I-V characteristics. If the bias is continued for a length of time, a very complex and noisy process is initiated that results in the apparent diffusion of hole trap-related defects from the interface into the bulk of the oxide. Unlike the case of breakdown in thicker oxides, this process is quite gradual and controllable. It results in an overall wear-out of the oxide and in an increase in diode conductance which both scales well with diode area for a given oxide thickness, and is strongly temperature dependent. The experiments indicate that this diffusive wear-out process is strictly a result of the complex defect fluctuations that are excited by the applied bias. Although our study has concentrated on very thin tunnel oxides, measurements on thicker oxide systems strongly suggest that similar phenomena occur there as well, giving rise to the possibility that interacting, bias-excited defect fluctuations are a key aspect of wear-out in gate oxides in general.
Sample preparation and characterisation

Device fabrication
The devices used in this work are 1-2500 pm2 Al-SO2-p-Si tunnel diodes formed in windows etched through a thick SO,-Si,N, field insulator. Prior to the final oxidation, the wafers are cleaned using the standard RCA process with a 15 S buffered HF dip, and rinsed in deionised water to a final bath resistivity of 16 MS2 cm. While we have studied oxides grown by a number of methods including dry thermal processing, wet thermal processing and dry rapid thermal processing, all grown at temperatures ranging from 750 to 1150 "C with varying post-oxidation anneals in N,, we will focus our discussion on results obtained from samples grown by rapid thermal oxidation [l] at 850 "C in pure, dry oxygen. For growth times varying from 10 to 100 S, the resulting tunnel oxide thicknesses range from 16 to 100 A as determined from ellipsometry, accumulation capacitance measurements and tunnel conductance measurements. Immediately after oxidation the gate aluminum is deposited by thermal evaporation and patterned into electrodes. We use p-type, ( l o ) , 2 R cm silicon with backside ion-implantation of boron and 0.2 R cm epitaxial silicon grown on nearly degenerate ( <0.01 R cm) substrates. The backs are stripped of residual oxide and metallised with chromium and gold. Post-metallisation anneals are Defect dynamics and wear-out in thin silicon oxides performed in a 4% H,-N, ambient at 400 "C for 30 minutes.
Electrical measurements
The experimental set-up used for this work is illustrated in figure 1. Current-voltage measurements (I-Vs) are made from 77 to 600 K using a microcomputer-controlled picoammeter/Dc voltage source in the staircase ramp mode, pausing long enough at each voltage so that the displacement current becomes negligible. Under constant DC voltage bias small-amplitude current fluctuations are monitored as voltage fluctuations across a small sensing resistor (< -0.1 % of dynamic device resistance) in series with the device. This signal is amplified, digitised, recorded and analysed. Current noise power spectra are taken across the monitor resistor using a digital signal analyser. For oxides thicker than -60 A interface state level density calculations are made for quality control using high and low-frequency capacitance-voltage measurements (C-V S) [2] . Low-frequency C-V S are made in the triangle ramp mode, sweeping at 0.015 V S-', from inversion to accumulation. Highfrequency C-V s are made at 1 MHz using an HP4194A impedance/gain phase analyser. For the thinner oxides, important qualitative interface state formation can be gleaned from the I-Vs as we will discuss below.
Current-voltage measurements
Most of the work which we will report in this paper concerns oxides which are so thin that direct tunnelling can be observed (tax < 30 A). While conventional C-V characterisation of these oxides is not possible a number of useful observations can be made using I-Vmeasurements. In this section we will briefly review the observed I-V characteristics of fresh tunnel devices as a point of reference for later discussion about the evolution of oxide wear-out and to show that these devices initially exhibit nearly ideal MIS behaviour. Room temperature, negative gate I-Vs for direct tunnel diodes on the different substrates are shown in figure 2. They are in good agreement with those predicted from theory [3] . The devices made on the low-resistivity substrates are found to be 'equilibrium' tunnel diodes at room temperature ( figure 2(a) ). At positive and low negative gate bias the silicon surface is inverted and the tunnel currents are too small to disturb the substrate significantly from thermal equilibrium. The devices on the high-resistivity substrates are 'non-equilibrium' tunnel diodes ( figure 2(b) ). In these samples at positive and low negative gate bias, conduction is limited by transport through the silicon. The exponential current increase in the I-V at low negative gate voltages is equivalent to that of an abrupt n-p diode with an ideality factor of n = 1.3. In both equilibrium and non-equilibrium samples, as the negative applied gate voltage is increased above -0.3 V the I-V flattens out as the silicon surface moves through the flat band condition, going from inversion through depletion to accumulation. In this plateau region, for an ideal diode with no interface states, incremental increases in voltage are dropped across the silicon. The effect of interface states which act as charge storage or tunnelling centres is to increase the oxide's share of additional applied voltage, increasing the slope and current in the depletion plateau [3]. The slope of the depletion plateau in figure 2(b) indicates an interface state density of the order of 5 x 10" eV" cm-2, assuming the tunnel barrier is uniform. Above the flat band voltage V , , (-1.1 V) conduction is mainly due to the direct tunnelling of electrons between the aluminium and the silicon through a trapezoidal barrier. In this region, as shown in figure 2, the I-Vs exhibit quite similar behaviour for devices on either substrate, the current being well modelled using the Simmons formula
[4]. In thicker oxides Fowler--Nordheim (FN) tunnelling arises at higher fields, exhibiting the usual oscillations due to electron wave reflections at the Si0,-Si interface [ S ] .
In general the I -V S are quite temperature dependent. Figure 3(a) shows negative gate I-Vs at temperatures ranging from 77 K to 300 K for a diode which exhibits equilibrium character at room temperature. At low voltages the I -V s indicate a transition from equilibrium to non-equilibrium behaviour as the temperature is decreased. This is expected because of the strong temperature dependence of charge carrier recombination and generation in the silicon [S] . As the I-Vis swept from the low-voltage non-equilibrium regime across the depletion plateau the current makes a transition from the n-p diode exponential temperature dependence to a weaker, but still exponential, temperature dependence determined by the differences between the work functions of the Si and A1 electrodes [S] . For V > Kb, the temperature dependence becomes still weaker. In the absence of oxide trap states it is determined mainly by the temperature dependence of the density of hole and electron states available for direct tunnelling between the electrodes, and the temperature dependence of the Si band gap. From our I-Vmeasurements on fresh devices we find this weak temperature dependence to be
where a and b depend on Vin an exponential manner, and a varies from a -2 at V, , to c1 -0.5 at the highest biases, V > 2.0 V. This is illustrated in figure 3(b) .
Discrete current fluctuations
Two-level fluctuations
When the tunnel devices are placed under a constant negative gate voltage bias sufficient to induce a measurable tunnel current, discrete, very low-frequency (< -0.01 Hz < f < 100 kHz), small-amplitude current fluctuations can often be observed [7] . These fluctuations are most readily detected in the smallest devices, -1 pm2, and at the lower temperatures, <300 K, where there are fewer such noise sources active within the experimental bandwidth in a given device, allowing their clear identification. When a number of such discrete noise sources is active, a spectrum analysis of the current fluctuations generally yields llf noise. Under conditions where just a few of these noise sources are observed in a given device, their character is often that of a simple twolevel fluctuation (TLF). This is illustrated in figure 4 which shows a sample of the time record of a TLF measured in a 1 pm2 tunnel diode. This discrete current or conductance fluctuation is clearly the predominant low-frequency noise source of the device. Such fluctuations are quite stable over time (-weeks) provided the measurement conditions of bias and temperature are not significantly varied. In general the lifetimes of the two states of such TLFS are found to be exponentially distributed in time, giving rise to a Lorentzian noise power spectrum and indicating that the fluctuations are the result of a Markovian random noise process. These TLFS, whose mean rate and duty cycle vary with temperature and device bias, can be found at essentially all bias levels, starting from the point where the device just begins to have a measurable current and extending up to (and beyond) the bias level where the device begins to change or wear out due to the strong electrical stress.
The mean lifetimes of the two states of such TLFS are found to vary exponentially with inverse temperature provided the bias field is not too large (see below). This is illustrated in figure 5 where the mean lifetimes of the high and low-conductance states of a strong TLF are shown to vary accurately, as z; = wo, exp( -Ea, JkT) ( 2 ) for about three decades. Thus if the fluctuation is due to random charge capture and emission from a trap site in the oxide, then both the capture and emission steps are thermally activated. From such data as shown in figure 5 apparent activation energies Ea, and fluctuation attempt rates can be readily obtained for the two states. In general Ea, and coo, are both different for the two states, but if the difference in Ea,i is large for a particular TLF then the duty cycle is too small for the fluctuation to be observed. Thus only those TLFS with activation energies within a few kT of each other can be studied. Measurements made on a number of such TLFS in a number of different small-area devices have yielded a surprisingly wide range of apparent activation energies with Ea,; varying from 7 to 450 meV, and w o varying from 10' to 1OI2 Hz. These results have been obtained from measurements made in the temperature range of 50 < T < 300 K.
Of course higher temperatures permit the detection of higher activation energy TLFS in the measurement bandwidth. Not surprisingly we find that TLFS with the higher activation energies are more common at higher ?; and as Tincreases, the average number of active TLFS increases in a given device. When too many TLFS are active in a device, statistical measurements of the dynamics of any one TLF becomes impossible. Thus the 450 meV value is not an upper limit for the activation energy for such TLFS in these diodes, it is simply the maximum value that has been measured, a value that is set roughly by the size of our smallest devices and the rate of increase in TLF density as a function of Ea,i and hence of 'T:
Initial discussion
Discrete two-level fluctuations such as that shown in figure 4 have been the subject of considerable study in recent years. Similar fluctuations have been observed in the tunnel resistance of metal-insulator-metal tunnel junctions [8, 9] and of GaAs-AlGaAs-GaAs tunnel diodes [ 10,l l], and most widely, in the channel conductance of small MOS field effect transistors (FETS) [12, 161. A recent and extensive review of a number of such observations can be found in a paper by Kirton and Uren [17] , who emphasise particularly the discussion of the nature of the fluctuations in MOS devices. Because of their obviously discrete, often two-level nature and, to a lesser extent, because of their size and voltage-dependent behaviour, the origin of such fluctuations has been generally attributed to the random filling and emptying of individual trap states, either in the tunnel barrier or, in the case of the FET devices, in the oxide layer adjacent to the channel. In sufficiently small devices the change in charge state of just one such trap state can certainly modify the tunnel or channel conductance to an extent that it can be detectable in a sufficiently high-sensitivity measurement. But we wish to emphasise here that the association of these fluctuations with individual electron capture and emission has not yet been definitively established in any of these experiments. Indeed, as we will show, there is significant evidence, at least in the case of the MOS tunnel diodes of central concern here, that indicates that these fluctuations, while they almost certainly do involve charge capture and emission, have a considerably more complex genesis than simple, independent trap states in the oxide barrier.
The first key to understanding the origin of the discrete fluctuations is the thermal activation of transitions from one state to the other. This fact reveals immediately that the explanation of TLFS involves something more than simple charge carrier (r-g) centres. If the TLF were a signature of single recombination-generation charge carrier capture and emission at an r-g trap site, in order for both steps of the process to be thermally activated, it would have to involve an alternation of electron and hole emission from a deep trap state located in space either in the forbidden Si band close to the Si-Si02 interface or, more reasonably, in the adjacent oxide but at an energy level lying somewhere between the Si valence and conduction bands. This explanation obviously is unsuccesful since the activation energies for the two states of the TLF seldom, if ever, are measured to be equal to, or anywhere close to, the Si band gap.
To explain the dynamics of TLFS, models are required which involve internal changes in the trap state during capture and emission processes. changes in the trap state as a consequence of the charge capture or emission process, obviously accounts for the activated nature of two-level fluctuations. The presumed random location of the defect and random nature of the electron energy level of the defect in the amorphous oxide accounts for the wide variation that is observed in TLF activation energies and attempt rates, of which the latter are directly related to go. Since in the MOSFET experiments the trap is assumed to be filled from the conduction band of the Si inversion layer, the mean capture time for the fluctuation 5, = t h i g h is given by the equation where n is the conduction electron density and uth the mean carrier velocity. Through application of the principle of detailed balance a relationship between the emission and capture times can also be obtained:
where g is the degeneracy factor of the trap state. Further relating n and 0th to the current I ( t ) in the inversion channel and to temperature T ultimately yields and T't, = exp(AE,,/kT)/a,gq.
Here q and X are numerical constants for the system.
By applying the results of this model to their measurement Kirton and Uren were able to obtain two independent determinations of go from their measurements of z, and 5, . These were generally found to disagree considerably, typically by several orders of magnitude. Moreover the energy level of the filled trap state was generally determined to be far too low to allow any significant possibility of an emission fluctuation. To deal with this contradiction, they assumed that an entropy change AS accompanies charge capture and emission, with the entropy change being positive for the trap ionisation step. Of course the apparent disagreement between the results of the two measurements of go and the unphysical value of E, are corrected by this introduction of another adjustable parameter. While an entropy change upon charge emission is certainly reasonable, and thus the proposed explanation superficially plausible, the size of AS that is generally necessary to reconcile the two measurements might be considered implausible, with the required values of AS for a single electron emission step ranging from 4.4k to 11.8k, with typical values being -5k. No detailed discussion or calculation has yet been presented that can justify such large entropy changes for single-charge ionisation, nor does any independent experimental evidence for such values appear to exist in the literature.
In addition to the question of the very large entropy of ionisation, Kirton and Uren found that, in the context of their model, the voltage dependence of the electron capture rate was often much stronger than expected. Again a possible explanation has been developed for this observation, but not proven. Such difficulties suggest that alternative models for the explanation of the defect dynamics should at least be considered.
One such model arises from the possibility that an oxide defect may undergo a thermally activated change to an alternative, metastable configuration or position. As a consequence of this structural defect change either a trap state may be created that can then be quickly filled by elastic tunnelling from one of the electrodes of the MOS tunnel diode, or an existing trap state level may be shifted to a new energy position which results in a signficant alteration of the probability of occupancy of the state. The activated return of the defect to its orginal configuration or position reverses the effect. Thus in this model the change in the charge state of the defect is a consequence of the change in the defect configuration, rather than the change in defect configuration or vibronic state being a result of the change in charge, which is the essence of the multiphonon relaxation model described above.
While multiphonon relaxation is by now a well accepted concept in semiconductor physics, the concept of defect states independently fluctuating between metastable configurations or positions is less so. But defect fluctuations are a well established phenomenon in amorphous systems, leading to the familiar situation of tunnelling transitions between two-level defect states at low temperatures and activated transitions at higher temperatures. Moreover, it has recently been shown directly that atomic scale defects in metallic systems readily fluctuate between metastable configurations [l8]. Of course, in the present instance, to be effective the structural defect fluctuation must either create (or destroy) a trap state in the oxide, or shift the level of an existing state enough to change its time-averaged occupancy rather than its scattering cross section. We note here that the role of strain in creating oxide and interface states in MOS systems is well established [l91 so that a defect fluctuation might be expected to create or shift trap states either directly or indirectly as a consequence of the change in the local oxide strain.
Thus it is quite probable that this sort of defect fluctuation does occur in SiO,.
A schematic representation of a version of this alternative model is given in figure 6(b). Here the shift in the associated trap electron energy level that accompanies the defect reconfiguration, or displacement, is small compared with the overall energy barrier for the fluctuation. In this model it is the local potential seen by the defect that determines the activation energies and fluctuation attempt rates, not the electron energy levels and tunnelling capture cross section. Of course the shift in the oxide trap state or interface state energy AEl must be sufficiently large, 2 kT, to change the occupation probability of the state, but this can still be a small fraction of the defect activation energies Ea,i if the fluctuation attempt rates are set by the defect atomic vibrational frequency, 10'2-10'3 Hz.
In principle, by examining the temperature dependence of T~ it should be possible to distinguish between this particular model which predicts that the mean lifetimes of the TLF should follow equation (2), and the multiphonon relaxation model for which equations ( 5 ) and ( 6 ) should apply. In practice, the exponential dependence dominates, so that, for example, both the data of Kirton and Uren, and the MOS tunnel diode TLF results can be fitted equally well by either set of equations. In order to make distinctions between the possible models additional aspects of the discrete fluctuation phenomena must be examined. Before discussing those aspects, we wish to point out that once structural defect reconfigurations are recognised as a possible source of the discrete fluctuations, the necessity that a TLF involves the capture or emission of a single electronic charge disappears. A reconfiguration of a strong. perhaps extended, bistable defect could effect more than one electronic state, particularly if such states occur in clusters or chains, such as, for example, along a step in the Si surface. Certainly scanning tunnelling microscope studies of SiO, on Si, while preliminary, have indicated the existence of such clusters [20]. While hightemperature Mos-grade oxides would be expected to have considerably fewer defects than very thin oxide layers grown in UHV systems at low temperatures, there has been no demonstration that MOS oxides do not have similar clusters of interface and oxide states on the atomic scale. Moreover, we note that the vibrational properties of amorphous SiO, have been shown to have extended band-like modes rather than purely molecular ones [21]. This could provide a mechanism for defect state interactions which have a longer range than otherwise expected. Below we discuss some experimental evidence for defect interactions, or equivalently for extended, complex defect fluctuations. In discussing multilevel fluctuations at least two different points of view have been taken. One has been to consider two-level fluctuations to be the fundamental component of low-frequency noise, invoking some inter- action mechanism between two such fluctuators to explain the various types of three-level fluctuations. In this approach trace (c) is explained as the result of an 'attractive' interaction between fluctuations. In this interaction the dominant fluctuator's transition from the high to intermediate conductance state sufficiently reduces the energy barrier for the second fluctuator such that a transition to its low conductance state is statistically likely, whereas such a transition is statistically very unlikely when the dominant fluctuator is in its high conductance state. Trace (d) is then explained as the result of a 'repulsive' interaction in which the dominant fluctuator makes excursions from the highest to the lowest conductance state. The second fluctuator is affected by the state of the first in that it can only make excursions to its higher conductance state when the first is in its low state.
Multilevel fluctuations and fluctuation stability
A second approach has been to treat a multilevel fluctation as the behaviour of one entity, a trap state. The multiple levels then are simply a consequence of the different states accessible to the trap, and the detailed character of the fluctuation is set by the pathways open to the trap when it is in any one particular state. We note that both of these approaches are variations of the serial kinetics concept that has been developed to treat complicated low-frequency noise problems in physical systems c221.
The distinction between these two approaches is significant only if the fundamental fluctuation is assumed to be an alternating charge capture and emission process. The interaction model then implies that a three-level fluctuation involves the serial capture and/or emission of electron charges at two different trap sites (or two groups of trap sites) with the interaction mechanism governing this serial process being postulated to be some strainmediated interaction between the defects. In general the interaction model requires the two defects, or equivalently the two charge trap sites, to be separated by some distance since the capture or emission of a second charge of the same sign at an adjacent site in the oxide would have a much stronger effect on the tunnel conductance than the capture or emission of the first. The exception to this would be the change of a defect charge state from + to 0 to -or the reverse.
The single trap state model as presented by Kirton and Uren assumes that the trap in one of its charge configurations is metastable, and that fluctuations are made between two or more of these metastable configurations as well as between the two different charge states. Thus the third level in a three-level fluctuation results from a change in the trap that does not involve a change in charge. It is not clear why a change in the internal state of a trap would modify the tunnel conductance to approximately the same extent as a change in charge, but a metastable trap model can certainly be developed to explain any particular type of multiple-level fluctuation.
In figure 7 , trace (e) shows the occasionally seen situation where the duty cycle and the amplitude of an apparent high-frequency fluctuation are both modified by the transitions of a comparably sized, lower-frequency fluctuation. In the context of the interacting defect model this behaviour can be explained by the slower fluctuator both altering the activation energies of the fluctuations of the faster state, and modifying its effect on the local tunnel conductance. This explanation requires that the two defects be relatively close together, -20 A, so that their effects on the tunnel conductance are not independent. Of course trace (e) can also be explained in the context of a single fluctuating trap in which both charge states of the trap have multiple metastable configurations, each of which affects the tunnel conductance to different degrees.
In the discussion so far the implication has been that the two-level and multiple-level fluctuations are quite stable in time. This is correct provided that the diode bias and temperature are kept relatively constant; as stated earlier, stable TLFS have been examined for periods of many days with no apparent change in fluctuation character. If the temperature undergoes a wide excursion (e.g. from < 100 to > 270 K), or if the bias voltage is taken to significantly higher values and returned to the original bias point, then the observable discrete fluctuations often change. This change may simply be a change in fluctuation frequency of a particular TLF, or a complete change in the discrete fluctuators observable at the different biases, or anything in between. This occurs despite the fact that, to the measurement accuracy, the I-Vcharacteristic of the diode is unaltered by the excursion. The observable discrete fluctuations apparently can be quite sensitive to essentially unobervable changes in the oxide barrier.
In the context of the defect interaction model such effects are readily explained as changes in the particular energy potentials seen by one active defect or a number of active defects as a consequence of random changes of configuration of other defects that become active during the temperature or voltage excursion. Such changes are frozen in upon returning to the original bias condition. In the context of the independent, but metastable, trap model, changes in a given fluctuator must be explained as a consequence of an additional trap change that was not possible at at the original bias point, but becomes possible during the excursion. At some point the degree of metastability that must be assumed for this model to succeed may become a bit extreme. Alternatively the trap can be held to be rather sensitive to microscopic changes in the oxide that can occur during a bias excursion, e.g. changes in state of other traps, but this returns us to the defect interaction model. As we show below there is considerable additional evidence that supports, although perhaps does not uniquely confirm, the defect interaction model.
Voltage dependence
Fluctuation lifetimes.
In general the mean lifetimes of the two states of a TLF vary exponentially with bias voltages; in some instances one lifetime decreases with V while the other increases. More often both lifetimes decrease and the mean fluctuation frequency increases rapidly with bias voltage. Figure 8 shows the variation of z with voltage for several different TLFS as measured in 1 pm' diodes in the temperature range of 77 < T < 300 K. If the process governing the TLFS dynamics were activated electron tunnelling to and from a well defined trap state in the tunnel barrier then the major effect of the bias field would be to shift the trap state energy level relative to the Fermi levels of the electrodes. This shift should depend on the fractional distance of the trap state from the electrode. should be different for the two cases with 5, + 5, = 1.
However, this is seldom the case, with the data such as those of figure 8 when fitted with equation (7) typically showing 5, + 5, < 1.
Inspection of figure 8 also reveals that the assumed linear relation between log T~ and V is not always followed very accurately, with, in many instances, log zi showing initial signs of varying as some inverse function of V This is indicated by the curvature displayed in a number of the sets of data in the figure. In figure 9 the mean lifetimes of the high and low-conductance states for a TLF active in a diode biased in accumulation are plotted versus l/T. Here log Thigh varies in a non-linear manner with l/Twhile log T,~,,, shows much less curvature, but is a strong function of the bias voltage. Thus for equation (7) to be in accord with the data, 5 must be assumed, in general, to be both voltage and temperature dependent in some non-linear manner that can change markedly with changes in trap occupancy.
In the defect reconfiguration model the simplest effect of the applied electric field would be to tilt the effective generalised potential seen by the defect. This would alter the fluctuation rates in a manner similar to that given by equation (7), but now 5 relates the applied voltage to the resultant tilt of the defect potential, which can explain that fact that typically 5 << 1. But even this model does not readily explain either the curvature seen in figure 9(a) or why both fluctuation rates often increase with I/: We find that the best explanation for these results is that the applied bias provides a random energy input to the defect such that where g( K T ) is some function of K possibly temperature dependent. Ohmic heating of the diode could explain this type of result, but this can be readily ruled out due to the following facts: (i) the diode dissipates an overall low power density; (ii) varying this power density by several orders of magnitude by increasing the bias has little effect on the overall voltage behaviour of the TLFS; (iii) the exact effect of the voltage is, in general, different for the up and down transitions, but either the high or low conductance state can show a stronger voltage induced curvature; and (iv) the tunnel current in the accumulation regime has roughly the same temperature dependence, -at all bias levels.
A less trivial, and more successful, explanation is that the tunnel current can 'heat' or excite the defect significantly, but not the overall diode. A random energy input to the defect can arise from the inelastic scattering of tunnelling electrons by the defect, and from energy exchange resulting from the filling and emptying of one or morefast states associated with the defect that change their vibronic state upon capture and emission, and relax by multiphonon emission. We note that an extended or strongly interacting set of defects would be particularly effective in extracting energy from the tunnel current in such a manner, thereby increasing the occupation of excited states of the defect system. For such processes to be effective, it is necessary that the rate of energy relaxation of the excited defect be sufficiently slow that the effective temperature of the defect can be raised significantly above that of the 'lattice'. This requires that the defect vibronic modes be sufficiently decoupled from the bulk vibronic modes of the SiO,.
If inelastic defect scattering is important then the explanation for the different effects of the applied voltage on the two fluctua-tion rates of a TLF, as mentioned in the previous paragraph, is straightforward since the inelastic scattering rate of a defect can be expected to vary with the defect's configuration. The possibility of defect excitation in SiO, by tunnelling electrons is not unreasonable as atomic vibrational modes have already been seen directly in MOS structures using inelastic electron tunnelling spectroscopy [23,24]. Furthermore, such defect 'heating' has been definitely established to be an important aspect of the TLF behaviour in metallic systems under strong bias [25]. In that case very good fits to TLF data are obtained using equation (8) with g(v T ) = CV', as might be expected from inelastic scattering in an ohmic metallic system. The MOS tunnel diode system is more complex and perhaps as a result, the data are too varied to deduce a unique functional form for g(v T), but the data are clearly sufficient to strongly suggest that localised defect excitation by inelastic electron-defect scattering has a significant effect on defect fluctuations between metastable configurations. Schmidlin has considered the effect of trapped charge on the I-V characteristics of MIM tunnel junctions in some detail [26] . This analysis is also appropriate for the MOS tunnel diodes when biased above the flat band voltage where the field across the oxide determines the diode current. Basing his work on Stratton's treatment of the tunnelling problem [27] , Schmidlin showed, as might be expected, that the effect of such charge was maximised when it was located at the effective midpoint between the electrodes. He also showed that, to a fair accuracy, the effect of such charge could be calculated assuming a sheet charge approximation where the trapped charge is considered to be distributed uniformly across the plane of the tunnel barrier perpendicular to the current flow and at the same depth as the actual point charge. This approximation allows a simple estimation of the effect of the charge on the tunnelling conductance. Using parameters appropriate for SO,, we find that the maximum effect of a single charge should be AZ/Z 6 5 x lo-', at not too high a bias voltage. This value is too small to be observable in our experiment. Of course the real tunnel barrier is certainly inhomogeneous to some degree; if it is sufficiently inhomogeneous and if a charge is trapped in the thinnest regions, its effect would be magnified, perhaps to an extent that would account for the large signal amplitude observed. We note that to be effective in this manner, a thin region would have to be of the order of the barrier thickness in diameter, or larger, since that is approximately the size range over which a trapped charge effectively raises (negative charge) or lowers (positive charge) the tunnel barrier when the Si is in strong accumulation. Atomic scale inhomogeneities, while they would affect the tunnel current, would not greatly enhance the effect that a local change in the trapped charge would have on the tunnel current. While we cannot rule out the inhomogeneity explanation, none of the means that we have employed for characterisation of the tunnel diodes suggests that such sufficiently large inhomogeneities are present.
The voltage dependence of the current fluctuations is illustrated in figure 10 where the I-V characteristic of a 1 pm2 non-equilibrium diode is shown on a linear plot. This I-r! which was taken at 77 K, shows a particularly large two-level fluctuation, which becomes detectable as the diode begins to make the transition from the lowvoltage, n-p diode behaviour. The fluctuation amplitude grows as the bias point moves across the depletion pleteau, and then remains approximately constant as the diode bias increases above the flat band voltage and the diode current grows rapidly. This behaviour is qualitatively as expected assuming that the fluctuation is due to a low-frequency, discrete variation of the (positive) charge trapped in the oxide, since, as described above, positive charge in the oxide can be taken, to a first approximation, as equivalent to an increase in the effective bias field across the oxide. This is consistent with the Schmidlin analysis.
In figure 11 the relative amplitudes of a number of TLFS are plotted versus the bias voltage. These data were taken from several 1 pm2 diodes over a range of temperatures 6300 K. As shown in the figure, the strength of current fluctuations grows rapidly with V if they are active when the diode begins to enter the depletion plateau where oxide charge begins to effect the diode conductance. The fluctuation amplitudes are largest close to V,, where the p-Si begins to move into accumulation.
TLFs that are active above V, , tend to decrease in relative strength with r! sometimes quite rapidly, but in this bias regime the average size of the fluctuations tends to be roughly constant, -0.2-1 %. in apparent disagreement with the idea of a fixed amount of charge fluctuating into and out of the oxide. In the charge sheet approximation the effect of trapped positive charge above can be related to the I-Vcharacteristic as (9) where Ceff relates the change in trapped charge AQ to an effective change in bias voltage A K An examination of diode I-Vcharacteristics, such as those in figure 2, shows readily that equation (9) is not in accord with the rapid decrease in AI/I illustrated in figure 11 if AQ is assumed to be constant. Of course if the local distortion of the tunnel barrier due to a trapped charge is sufficiently strong that, contrary to Schmidlin's calculation, the charge sheet approximation is grossly inaccurate for a single electronic charge trapped in the oxide, then equation (9) should not be expected to hold. The limiting case of this would be for a trapped positive charge to locally convert the tunnel barrier to a metallic-like short. But even then AI11 should decrease only as -111, which is still not in accord with the data, certainly not, for example, with the TLF data represented by stars in figure  11 . If the amount of charge AQ that is captured or emitted by a particular fluctuation is voltage dependent then, of course, the variation of A I with V is readily explained. In the structural defect fluctuation model this voltage dependence of AQ could result from (i) a biasdependent change in the time-averaged occupation probability of an individual fast oxide or interface state under the influence of the defect fluctuation; (ii) a gradual biasdependent change in the number of fast or slow trap states under the influence of the fluctuation; or (iii) a bias-dependent change in the number of defects that, through some interaction mechanism, participate coherently in a particular fluctuation. Experimental results that can be interpreted as evidence of such an interaction were discussed in $3.3. Since the basic effect of an increasing voltage in the accumulation regime seems to be to decrease the strength of the fluctuation, i.e. to decrease A Q this last possibility appears to have the most support, as an increasing electrical stress might be expected to act to decouple the individual defect fluctuations. Since the capture of a single electron in a homogeneous 1 pmz diode should be undetectable in our measurements, the gradual decoupling of fluctuations would be seen simply as a decrease in magnitude of the large AI.
AI/'I 8 (d(ln I)ld V)(AQ/Cm)
Temperature dependence of fluctuation amplitude
The temperature dependence of the amplitude of the TLFS is somewhat less regular than that of the mean lifetimes. Figure 12 gives the measured variation of the fluctuation amplitude as a function of Tfor a number of TLFS. These data were obtained from measurements on several different 1 pmZ diodes, biased either on the depletion plateau or in accumulation. As can be seen, the fluctuation amplitudes may either increase or decrease with increasing temperature, with the temperature variation being approximately A I -a' & b'Ts with -1 < B < 2. We recall that the temperature dependence of the total diode current in the high-bias, accumulation regime is I = a + bT" where cc ranges from + 2.0 at to $0.5 in strong accumulation. The stronger dependence of A I on Tagain suggests that the amount of charge that is being captured and emitted during the fluctuation is not fixed at one electron charge. The rather irregular variation in the T dependence of A I suggests that each particular defect, or group of defects, can behave somewhat differently, within some instances, coordinated defect fluctuations becoming uncoordinated as T increases [7] . The temperature variation of A I is certainly not consistent with a simple picture of independent trap states which have a multiphonon relaxation character.
Final discussion and summary
The striking, discrete low-frequency fluctuations often seen in small-area MOS devices have been generally attributed to the capture and emission of a single electron at a slow trap state in the gate oxide. But apart from the discrete nature of the phenomena the evidence supporting this claim is limited, certainly for the MOS tunnel diode results discussed here. Instead, the collective weight of the data, in particular the strong evidence for fluctuation interactions and the apparent variation of the trapped charge amplitude with temperature and voltage indicate that while the conductance fluctuations are almost certainly the result of abrupt changes in the amount of charge trapped locally in the oxide, the change is not necessarily a single unit of charge. The discrete nature of the fluctuations arises instead from the activated transitions of an oxide defect, either localised or extended, between a few accessible metastable configurations each of which has associated with it a different net trapped charge whose amplitude can vary with temperature and bias.
The effect of increased bias on the dynamics of a TLF is usually a decrease in the lifetimes of both states. To a first approximation log z varies linearly with evk'l; suggesting a voltage-induced decrease in the effective activation energies for transitions between metastable configurations. A closer examination of the data shows that for a given TLF there are departures from the linear behaviour at higher voltages, or lower temperatures, that are best explained as the result of a random energy input to the defect from the tunnel current. This acts to raise the effective temperature of the defect from kTto kT + g(K T ) through the excitation of the defect vibronic modes. The strength (and exact nature) of the effect varies with the defect configuration demonstrating that it cannot be ascribed simply to device heating, but rather is a result of a strong, direct, inelastic interaction between the tunnel current and the oxide defect, which in turn must be only weakly coupled to the bulk oxide. This apparent electron-defect interaction then provides a random energy transfer mechanism for the excitation of defect transitions at a rate that exceeds the purely thermally activated rate. As we show in the next section, at high bias this tunnel electron-defect interaction is sufficiently strong that it can also result in the creation of additional oxide defect states and thus lead to the gradual wear-out or deterioration of the oxide.
Dielectric wear-out
Introduction
Under conditions of high field stress ( m > 9 MV cm-l ) , but at electron energies less than those needed for such processes as FN injection into the oxide conduction band and impact ionisation, current fluctuations can be observed in the small-area, direct tunnel dioides which are still more complex than the multilevel interactions of figure 7. These complex fluctuations events, such as the one shown in the time trace of figure 13(a) for a negative gate bias of 2.62 V ( 9.1 MV cm-l), arise abruptly at random intervals in time when the diode is first biased in the high-field regime. In figures 13(b) and (c) we expand portions of the event to show that it is composed of clear switching between discrete levels which evolve in time, giving the complex fluctuations the character of a random walk in a random fluctuating potential. Single events such as this and a similar one shown in figure 14(a) terminate in a permanent change of dioide conductance which can be either positive or negative. As the bias is increased above the point where such complex fluctuation events are first observed, the time between the individual events becomes shorter and, after a certain period of time at sufficiently high bias, many complex fluctuation events begin to superimpose as shown in figure 14(b) . If the bias is extended to still higher fields all that can then be discerned is a very noisy process that results in the gradual degradation of the oxide with the diode conductance increasing steadily, and irreversibly, with time as illustrated in figure 14(c) . This slow, gradual, degradation of the oxide invariably has two distinct features, an initial 'latency period' and a subsequent wear-out, both of which are strongly voltage dependent. These features are illustrated in figure  15(a) where we plot the diode current versus time for a previously unstressed, large-area 20 A device biased at 2.9 V. In the first minutes of stress the current is almost constant to the accuracy of the measurement. Then two large, isolated fluctuation events occur, followed by the onset of continuously occurring complex fluctuations, at which point the mean value of the diode current begins to increase at a significant rate. In all cases we find that the onset of significant increases in the conductance of MOS direct tunnel diodes under strong bias is strictly correlated with the onset of large, continuous conductance fluctuations. Once these continuous fluctuations commence the excess tunnel grows rapidly, but, if the bias is maintained, the current eventually saturates. This is illustrated in figure 15(b) for a 20 G oxide biased at 3.2 V
where we see that after a period of approximately 30 minutes the net wear-out has terminated with a total increase of diode conductance of a factor of -30 although the large conductance fluctuations continue indefinitely.
This wear-out of the tunnel oxide is both a gradual process and one that appears to occur uniformly across the diode, at least on a submicrometre scale. This is illustrated by figure 16 where we show that if the wear- out is taken to saturation the final diode current scales well with the diode area d for d varying from 25 to 2500 pm2. We also find that while the rate of wear-out increases rapidly with bias the final result is essentially the same regardless of the wear-out field. This is illustrated in figure 17 where we see that two diodes of the same area and oxide thickness exhibit nearly identical I-V characteristics after being fully worn out at two distinctly different rates and different voltages. Hence if the excess current is due to the formation of some highconductivity 'path' then the path must be essentially uniformily distributed across the plane of the oxide or at least scale in size with the area of the oxide. This is not what occurs for metallic shorts. If a diode's bias is taken Figure 17 . /-V characteristics of two 400 pm2 tunnel diodes worn out to saturation at two distinctly different rates at 3.2 V (full curve) and 3.5 V (broken curve). abruptly to a particularly high level, 2 16 MV cm-l, a catastrophic breakdown rather than a gradual wear-out occurs which results in the apparent formation of a metallic short through the oxide. In figure 18 we show the I-Vcharatceristics of a fresh device (full curve), a device worn out gradually until saturation (broken curve), and a 'blown' device which was destroyed abruptly at 4.0 V (chain curve). The latter I-Vhas the character of a small area Schottky diode in parallel with a MOS tunnel diode and thus this device, unlike the gradually worn-out device, most likely contains a metallic-like short through the oxide.
We conclude that the gradual wear-out of the tunnel oxide is both a well controlled and uniform process that arises from the intrinsic nature of the oxide's response to high field stress. Thus we suggest that studies of this gradual wear-out process in very thin tunnel oxides can provide possibly unique insights into the general question of the deterioration of SiO, under electrical stress. We will discuss the nature of the worn-out oxide after first considering the wear-out process in more detail.
Latency period and interface state formation
Although figure 15 shows that the diode is comparably quiet during the latency period, high-resolution conductance measurements made on small-area diodes reveal that during this period the diode actually undergoes a series of isolated complex fluctuations of the type illustrated in figure 13 . While these isolated fluctuations, unlike the continuous fluctuations that occur later, do not result in a major increase in diode conductance at high bias, they nonetheless do have significant effects on a device's I -Vcharacteristics. This is illustrated by figure  19 where we plot two room temperature I-Vs for a 1 pm2 non-equilibrium diode with an 18 8, oxide. The full curve is the I-Vcharacteristic before voltage stress. The broken curve is the I -Vafter ten distinct complex fluctuation events were observed at 2.75 V. Notice that the initial events give rise to an increased current in the depletion plateau region of the curve but do not materially alter the diode conduction in accumulation.
An alternative view of the different effects of the two step wear-out process can be obtained from the study of the I-V characteristics for larger area devices taken before and after continuous events arise. In figure 20(a) we plot the I-Vs for a 2500 pm2 device taken after three-minute stresses at increasingly higher negative gate voltages. The stress at the lower voltages (2.4 to 2.9 V), before continuous events were observed, causes little change in the I -V S. The most notable effect is a gradual shift in V , , as indicated by the arrow in figure 20 (b), a plot of the logarithmic derivative of the I-Vs. This shift is consistent with increased positive charge at the oxidesilicon interface. The I -V s taken after stress at the higher voltages (3.0 to 3.3 V), after continuous events arose, show the expected increase in device current in accumulation. The device behaviour during the latency period is fully consistent with the formation of an increased density of interface states and perhaps positive fixed charge states at the oxide-silicon interface as a result of the individual complex fluctuations. The charge of interface states varies from its most negative value to its most positive value as the Si surface moves from inversion to accumulation, enhancing the oxide's share of the applied voltage increase when the device bias is moved across the depletion plateau. This in turn serves to increase the depletion plateau current and the slope of the plateau, but does not appreciably affect the tunnel current when the device is in strong accumulation. Fixed positive charge states at the interface have a similar effect, increasing the depletion plateau current, although not its slope, while not markedly increasing the current in accumulation. This would not be the case for states located within the oxide, rather than at the interface, which would have a more pronounced effect on the barrier transparency in accumulation. The details of the behaviour during the latency period are observed most clearly in the small-area, non-equilibrium diodes as illustrated in figure 19 . Here we can see that the increased depletion plateau conductance shows up initially as a step in the upper portion of the plateau, which is generally the case in the small-area devices, indicating that the newly created states are, at least in part, interface states located at a fairly well defined position in the lower half of the silicon band gap. This suggests that these interface states which are being created by the complex fluctuations might be the positive trivalent Si interface states previously discussed by Fischetti and Riccb [28] . The length of the 'latency' period, during which interface states are being generated, varies little between devices which have similar pre-stress I-Vcharacteristics and which are stressed at the same voltage. However, the latency period, or more properly the interface state creation period, is a strong function of the bias, decreasing rapidly with increasing voltage. A typical variation for the 20 8, diodes is a factor of 10 decrease in the latency period At, for a 0.1 V (-0.5 MV cm-l) increase in the high-field, > 9MV cm-l, regime. The relative constancy of At, at a given voltage suggests that a given concentration of interface states is necessary to initiate the continuous fluctuations and the associated increase in the oxide conductance. From the increased depletion plateau current in figure 20(a) we estimate that this critical interface state density is 1013 eV" cm-*, Once the necessary interface state concentration is obtained, the number of defect states within the oxide begins to increase as the barrier becomes more transparent, suggesting a diffusion of defect-related trap states from the oxide-silicon interface into the oxide.
Bulk oxide wear-out and defect state diffusion
The possibility of the 'bulk' oxide wear-out process being the result of defect diffusion is strongly supported by results such as that of figure 21(a) where we plot again the data of figure 15(b) versus t1I2. The excess current is now normalised by its saturation value and t = 0 now coincides with the onset of the continuous fluctuations. Such initial t''2 behaviour followed by saturation suggests that the increasing current may indeed be limited by some diffusion process. This possibility is strengthened by comparing the wear-out curve against the results of simple one-dimensional diffusion model calculations.
Diffusion in a slab.
In this model the oxide-silicon interface is taken to be located at x = 0 while the oxide-aluminium interface is at x = d. Initially, during the latency period, interface states are created at x = 0 until a critical concentration, c, , is obtained. Then diffusion begins into the oxide corresponding to the onset of continuous complex fluctuations. If we assume the states which leave the oxide-silicon interface are quickly replenished in order for diffusion to be the limiting process during this phase of wear-out, then the surface concentration remains constant, c(0, t ) = c,. If we assume further that the diffusant is not destroyed once created, which is consistent with the observed increased barrier transparency, then equivalently we can say that there is no diffusant flux across the oxide-aluminum interface, &(d, t)/ax = 0. The large change in device current during wear-out suggests that the initial concentration of defects throughout the oxide is negligible compared with the final concentration. Thus we take c(x, 0) = c. 6 c,. The full solution to the one-dimensional diffusion equation with these initial and boundary conditions is
where diffusant concentration during wear-out at any distance inside the oxide. While the exact placement of a charged state within the oxide does alter its effect on the tunnel current we assume as an approximation that the net current is sensitive only to the mean defect concentration, thus by integration we obtain The full curve through the data in figure 21(b) is the result of a non-linear least squares fit to cc(t). The functional form of cr(t) matches the data remarkably well for all t, including the transition region from t 1 I 2 behaviour to saturation. We note that this solution has only one adjustable parameter, D.
In figure 22 we show the normalised wear-out of five 400 pm2, 20 A devices at 300 K along with the fits to equation (12a). These show that, similar to the latency 0 1200 2400 t i s ) Figure 22 . The normalised current versus time for the wear-out process in five 400 pm2 diodes at 300 K biased at 3.1, 3.2, 3.3, 3.4 and 3.5 V, respectively. The full curves result from fits to the data using equation (12a). k = 1.54 x 10 -3, 2.82 x 10-3, 8.21 x 10-3, 1.80 x 10 -2 and 4.42 x 10-2 S, respectively.
period AtL, D is a quite strong function of the bias voltage, ranging from D = 2.5 x 10"' cmz S" at 3.1 V ( E N 11.5 MV cm") to D = 7.2 x cm2 S" at 3.5
V ( E -13.5 MV cm"). While the effective diffusion constant is clearly varying as some exponential function of the bias field, the range of Vover which we can make wear-out rate measurements is insufficient to uniquely determine the exact voltage dependence. The observed dependence is consistent with the functional form of equation (8) 
Lateral diffusion.
The model for diffusion in a slab is not the only one which can effectively describe the data, but it does provide an analytical tool for characterising the rate of wear-out. Another possible model involves lateral diffusion within the oxide starting from a small region of constant defect concentration. In this model the oxide-silicon interface defects formed during the latency period provide a 'substrate' for the lateral diffusion into the bulk. The series solutions for this problem are similar to those for the slab model. Studies are underway to determine the most appropriate diffusion model.
4.3.3.
Discussion. If we make the reasonable assumption that the high-field wear-out process is an extension, albeit complex, of the stable defect fluctuations seen at lower fields, then two aspects of the TLFS appear particularly useful in the development of a tentative explanation of the defect-diffusion wear-out process. These are the observation of strong defect interactions and the apparent direct excitation of defect states by the tunnel current. As a result of the strong interactions, the defect states at the Si-SiO, interface and in the oxide are in a very complex and fluctuating potential. When the defects are suffi-ciently excited by inelastic interactions with the tunnel current, random fluctuations of the defect configurations can occur which then evolve in time as the system attempts to seek a new energy minimum in response to the applied bias. As a result of the very high field these fluctuations in defect configurations can lead to the formation of additional interface states, presumably by the breaking of strained oxide bonds at the Si-SiO, interface. Once the necessary interface state density is reached the inelastic interaction between these states and the tunnel current further excites defect fluctuations resulting in the diffusion of trap states (broken oxide bonds) into the oxide, hence leading to the gradual wearout of the oxide.
Behaviour of worn-out MOS tunnel diodes
Additional insights into the nature of the electrical stress induced wear-out of tunnel oxides can be obtained by examining the I-V characteristics and low-frequency noise properties of the diodes after wear-out. In figure 20 we showed the progressive effect of high-field stress on the I-V characteristics of a 20 8, tunnel diode. The increased barrier transparency in accumulation has already been attributed to the apparent diffusion of defects into the 'bulk' of the oxide. The excess current that arises from this diffusion can be interpreted as the result of the creation of a low barrier height tunnelling path through the oxide, but not, as indicated above, the formation of a metallic short. It is not clear, however, whether this tunnelling path has a Fowler-Nordheim or a direct conduction band to conduction band tunnel character. It has been shown previously C301 that the excess current in stressed diodes can be fitted by the FN formula I = A V Z exp( -B / V ) as shown in figure 23 , with the accuracy of the fit increasing with increased excess current and the best fit occurring once the wear-out process has been carried to saturation. Assuming the electron effective mass to be m' = 0.5 mer the FN barrier height of the weakened oxide has been determined to be E , -1 eV.
While we have focused here on the wear-out studies of very thin oxides, stress experiments on numerous devices with oxide thicknesses up to 50 8, have yielded excess currents that can be equally well fit by a similarly low FN barrier height. Also, similar results have been reported on polycrystalline silicon gate samples with 50 8, oxide layers [31, 321. We wish to note, however, that for the very thin oxide samples of concern here careful analysis of the curves reveals that the FN tunnelling fits are not unique. In fact the excess current-voltage characteristics can also be modelled very well using the Simmons formula [4] with an appropriate + 0.1 to + O S V flat band voltage shift.
Of course any such analysis can only be an approximation to what we believe is the actual situation which is a deteriorated oxide layer with a greatly increased density of charge trap states. Support for this view is found in the temperature dependence of the excess current that is found after wear-out to saturation. In figure 24 (a) we plot the final I-Vcharacteristics at a number of temperatures of a large-area 20 A oxide that has been worn out to saturation, resulting in an approximately 30 times increase in diode current for a fixed voltage in accumulation. The original I -Vcharacteristic at each temperature has been subtracted, so that the figure shows only the excess current, although the difference between the final current and the excess current is small on the scale of this plot. As can be seen the excess current is quite temperature dependent, much more so than the unstressed diode current ( figure 3) . In strong accumulation the temperature dependence of the wear-out induced excess current is, as indicated in figure 24(b) , I,, = a T" where c1 varies from 2.0 at V , , to -1.5 at the higher biases.
Our tentative explanation for the temperature-dependent excess tunnel current arises from the fact that, as discussed above, positive charge in the tunnel oxide significantly enhances the tunnelling rate by means of a local reduction of the effective tunnel barrier height, while negative charge locally suppresses the tunnelling rate. The occupancy of trap states in the tunnel oxide is determined by the relative tunnelling rates between such states and the A1 and Si electrodes. For a device biased in accumulation, trap states in the effective centre of the tunnel oxide can either be filled by electron capture from the A1 conduction band or emptied by hole capture from the Si valence band. The probability of the traps being in their positive states will increase with the hole capture rate rhc which can be expected to vary as rhc = nhghUth*
(1 3)
Here q, is the density of holes in the Si, b h is the effective tunnelling hole capture cross section and uth ( -T1IZ) is the mean thermal velocity of the (non-degenerate) holes.
Since nh -N , -T3/', where N , is the effective density of states in the valence band [33], then rhc T 2 . Since electron capture from the A1 electrode should be essentially independent of 17; the net result is that the probability of traps being in their more positive charge state might be expected to increase as T Z . The slight difference between this temperature dependence and the experimental result may be due to the simplicity of the hole capture model.
An alternative explanation for the temperature dependence of the excess current has been proposed by Nguyen et al, for the results obtained with gradually worn out 50 A tunnel oxides [31, 321. If the effect of the electrical stress is indeed the formation of a locally reduced FN barrier height, then the tunnel current through such a barrier will be more sensitive to the thermal broadening of the electron distribution in the electrodes than for a high, 3.2 eV, barrier height. This effect also results in an approximate T Z dependence, but the fact that I,, for both our data, as inferred from figure 24, and that of Nguyen et al, extrapolates so clearly to zero for T = 0, suggests that this is not the dominant cause of the temperature variation of lex, Additional insight into the nature of the wear-out process and of the degraded tunnel barrier can be found in the low-frequency noise properties of the tunnel diodes. For large-area tunnel diodes the current noise power spectral density S , has the generic llf character both before and after wear-out. In figure 25(a) we plot S,, as measured at 1 Hz, versus the bias voltage for a largearea, 2500 pm2 diode before and after wear-out to saturation. As is the case for the DC current, the diode noise increases markedly as a result of the wear-out process at and above V,b. In figure 25(b) we plot log S, versus log I as measured after wear-out, showing that SI -1'. This behaviour, which is the general result, indicates that the llf noise scales well with the diode conductance G ( V ) at all bias levels. If the electrical behaviour of the tunnel diode after wear-out is dominated by the presence of positive charge in the oxide barrier, then G(K nh) a nh, where nh is the positive oxide charge density. In the simplest approach, the current fluctuations then can be viewed as the net result of independent fluctuations of small elements of the diode, each of which is governed by a metastable defect and each of which contributes g(Knh) to the overall conductance. Thus the scaled noise power is given by
where Nd is the number of fluctuating elements. G and the average 6g vary in the same manner with Vand nh so that the scaled noise power is independent of bias. In figure 25(c) we plot S,/I' versus Vfor a diode before and after wear-out. There is approximately a factor of 10 increase in the scaled low-frequency noise as a result of the wear-out. This indicates that in addition to increasing the conductance of the individual diode elements, the wear-out also increases the number N d of these elements which are undergoing low-frequency fluctuations.
A somewhat more complicated picture is suggested, however, by the temperature dependence of the lowfrequency noise of a worn-out diode, which is given in figure 26 . We find that S,/I' varies as , and also extrapolates to zero for T = 0. This may be showing simply that the number of active defect areas N d is increasing with temperature in this manner, but it is rather striking that this temperature dependence is nearly the same as that of the wear-out induced excess current. The similarity of these temperature dependences may be indicating that the number of discrete low-frequency fluctuations is directly correlated with the amount of positive charge in the barrier.
In other words the existence of a defect fluctuation may require that a given number of interacting trap states is present in a particular region of the diode. This correlation could result from the possibility that a given number of trap states will locally disturb the oxide enough to create conditions necessary for defect metastability. If this is the case then the overall number, Nd, of defect fluctuations might be expected to scale as nh, as the data suggest. 
Thicker oxides
In this paper we have focused primarily on results obtained from MOS diodes with oxides thin enough to enable direct band-to-band tunnelling. In these devices the discrete current fluctuations can be seen easily and the gradual wear-out process can be examined carefully and controllably. This is not the case for diodes with much thicker oxide barriers, such that a significant tunnel current arises only when the diodes are biased in the Fowler-Nordheim regime. However, a number of the characteristics of wear-out which are readily observable in the thin tunnel oxides can also be seen or inferred in measurements on thicker oxides, suggesting that the processes which can easily be studied in the thin oxides are also important in the failure of the thicker oxides.
As mentioned above, an excess current similar to the one seen in the direct tunnel diodes arise after high-field stress in devices with oxide thicknesses at least up to 70 8,. Of course if the bias across these thicker oxides is continued for too long or if it is applied at too high a level, or too abruptly, castastrophic breakdown occurs. But if these difficulties are avoided, then the effect of the stress is to create or increase a 'leakage' current component to the total diode current that is clearly evident before the onset of the true FN current. This excess current has been observed in our work using aluminium gate capacitors [30] , in the work of Nguyen et al, who use polycrystalline silicon gates [31, 32] , and in the work of Maserjian and Zamani using chromium gate capacitors with 40-50 8, oxides [34] . In figure 27 we show I-V characteristics obtained from a 1 pm', 43 8, oxide diode before and after a 90 S negative gate stress at 6 V ( E 12.1 MV cm"). This stress voltage was attained after a slow ramp from zero applied bias at a rate of 0.02 V S-l , The total fluence during stress was approximately lOI9 electrons/cm2. The excess current has the same general character as the excess current in thinner oxides, being well modelled as the formation of a direct or lowbarrier FN tunnelling path through the oxide. The amount of excess current increases with increased stress, but the functional form of the current does not change, consistent with the formation of a growing number of low-barrier paths through the oxide, created by, we suggest, a defect diffusion process similar to that seen directly in the very thin oxides.
Also similar to what is seen in the very thin oxides, discrete complex fluctuations can be directly observed in FN diodes, although only just prior to catastrophic breakdown, with the duration of this precursor effect decreasing rapidly with increasing oxide thickness for oxides with similar growth conditions. Such events are illustrated in figures 28(a) and (b) for the failure of a 43 and 69 8, oxide, respectively. The corresponding oxide fields are 11.2 and -11.9 MV cm". Figure 28(a) shows that the complex event clearly consists of discrete multilevel fluctuations. Similar precursors have been observed by Neri et al, using n + polycrystalline silicon gate capacitors on n' Si substrates [35] .
The total charge fluence to breakdown in thick oxides is typically many orders of magnitude less than that which leads to the gradual wear-out in the thinner, direct band-to-band tunnel diodes. This vast discrepancy in fluence is explained, in part, by the fact that most of the current in the thin diodes does not interact with the oxide, which is not the case for FN tunnelling. It is also partly explained by the fact that if wear-out is a process that is accelerated by inelastic interactions between the tunnel current and existing defect states, then a growing concentration of the current will be through localised regions of the oxide as the defect states diffuse from the Si-Si02 interface into the oxide under the influence of the applied bias. In very thin tunnel oxides with short distances for complete defect diffusion, this concentration effect may stabilise as each local region reaches saturation, resulting in nearly uniform wear-out. In thicker oxides with a comparably much greater distance for defect diffusion the effect of current inhomogeneities will be continually amplified as diffusion proceeds, leading to preferential diffusion in localised regions of the oxide which ultimately, and possibly quite rapidly, will lead to catastrophic breakdown.
The concept that wear-out and breakdown in thicker oxides involve a defect diffusion process has been suggested previously to explain results obtained with initially high-quality, 103 8, oxides which showed an increased occurrence of low-field failures after long-time, low-field stress as compared to shorter-time, high-field stress [36] . Moreover, we have found evidence that the driving force for the defect diffusion is the concentration gradient of defect states, accelerated by the inelastic energy input from the applied bias. This result is consistent with the diffusing 'neutral species' proposed by Weinberg in breakdown models for thicker oxides [37] .
We also note that the role of hole traps in breakdown has long been a subject of active discussion. For example, recently Heyns and De Keersmaecker have pointed out a connection between slow trap states and hole trapping near the Si-SiO, interface in 390 8, oxide layers in MOS diodes, and the important role of the hole traps in the oxide degradation [38] . This is consistent with our explanation of the temperature dependence of the excess current in thinner oxides which concludes that hole states are at least a component of the defects that diffuse from the interface into the oxide. Hence our finding that this diffusion process is driven not predominantly by the applied electric field, but by the defect concentration, accelerated by the random energy input to the defect system gives support to the importance of the roles of both the hole states and the diffusion of 'neutral species' in oxide wear-out.
Summary and conclusions
In this paper we have described in some detail the properties of discrete two-level conductance fluctuations (TLFS) that dominate the low-frequency noise of smallarea MOS tunnel diodes with oxide barrier thicknesses of -20 A. These fluctuations are of a comparatively large amplitude and have properties that are generally inconsistent with a process whose origin is individual, independent oxide trap states that relax by multiphonon emission upon charge capture and emission. Instead the dynamics of the TLFS, their voltage and temperature dependence, the clear evidence of fluctuation interactions and the sensitivity of the fluctuations to the device bias history indicate that these fluctuations are the result of the random reconfiguration of metastable defects. These defect configuration fluctuations result in a discrete change in the occupancy of trap states in the oxide, indicating a close association between defects and trap states. In fact, the defects may result from interactions between such trap states. The effect of the diode bias on TLFS shows that the bias can provide a random energy input to the defects, exciting them to effective temperatures well above that of the bulk oxide, thereby increasing the fluctuation rate. The strength of the energy input depends on the defect configuration demonstrating that the TLF bias dependence cannot be interpreted simply as sample heating.
At higher bias levels, E > 9 MV cm", discrete complex fluctuations arise which have the character of a random walk in a random, fluctuating potential. These fluctuations are attributed to the bias induced excitation of a group of interacting defects such that a randomly initiated defect fluctuation may evolve in time as new fluctuation pathways open up. These complex fluctuations result in the formation of additional Si-Si02 interface states, with these states initially being located predominately in the lower half of the Si band gap.
When a sufficient interface state density is reached continuous, complex low-frequency fluctuations can arise at high bias resulting in a gradual and permanent increase in diode current at a given voltage. If the bias is maintained this reproducible, gradual wear-out of the oxide saturates at a diode conductance which is independent of the rate of wear-out and which scales well with diode area for a given oxide thickness.
Both the interface state formation period, or latency period, and the continuous wear-out can be modelled by the diffusion of defects into the oxide. Again the discrete, but continually evolving, nature of the complex fluctuations seen in the small-area diodes indicates that the diffusion is a complex, multicomponent process that is facilitated by defect configuration fluctuations which are excited by inelastic interactions with the tunnel current and which open up low potential energy barrier pathways for the diffusion. The inelastic interaction is tentatively attributed to inelastic scattering of the tunnel current by defects and/or the capture and emission of tunnel electrons by trap states that involves multiphonon relaxation.
An analysis of the I -V characteristics of thin tunnel diodes after varying amounts of wear-out indicates the formation of hole states in the oxide during wear-out, giving rise to the enhanced diode conductance. Thus the diffusing defect states appear to be closely associated with these hole trap states, which presumably result from broken oxide bonds. The noise behaviour of the diodes before and after wear-out indicates that the fundamental low-frequency fluctuations should be considered to arise from random changes in diode conductance, not from direct changes in the occupancy of a particular trap state. Furthermore, the presence of a certain density of interacting trap states may be required to effect fluctuations between metastable configurations.
In MOS tunnel devices with thicker oxides significant tunnel currents can be obtained only in the FowlerNordheim (FN) regime. By careful biasing in this regime a gradual oxide wear-out can be observed which is analogous to the wear-out of thinner oxides, but is not seen in as much detail or as directly as in the thin diodes. The effect of this wear-out on I-V characteristics is quite similar to that found in the thin devices, being an excess current which is well modelled by the formation of a direct or low-barrier FN tunnel path through the oxide. Discrete complex fluctuations have also been observed in FN diodes just before catastrophic breakdown, with the duration of this precursor effect decreasing rapidly with increasing oxide thickness. These observations suggest that, apart from their intrinsic interest, the studies of the very thin tunnel diodes are in fact providing a particularly detailed picture of the early stages of trap state formation, wear-out and breakdown in tunnel oxides in general.
